Regviz

NXP Semiconductors /MIMXRT1052 /ADC_ETC /TRIG3_CHAIN_1_0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TRIG3_CHAIN_1_0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1052/ADC_ETC/TRIG3_CHAIN_1_0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CSEL00HWTS00 (B2B0)B2B0 0IE00CSEL10HWTS10 (B2B1)B2B1 0IE1

Description

ETC_TRIG Chain 0/1 Register

Fields

CSEL0

CHAIN0 CSEL ADC channel selection
HWTS0

CHAIN0 HWTS ADC hardware trigger selection
B2B0

CHAIN0 B2B 1’b0: Disable B2B, wait until interval is reached 1’b1: Enable B2B, back to back ADC trigger
IE0

CHAIN0 IE 2’b00: No interrupt when finished 2’b01: Finished Interrupt on Done0 2’b10: Finished Interrupt on Done1 2’b11: Finished Interrupt on Done2
CSEL1

CHAIN1 CSEL ADC channel selection
HWTS1

CHAIN1 HWTS ADC hardware trigger selection
B2B1

CHAIN1 B2B 1’b0: Disable B2B, wait until interval is reached 1’b1: Enable B2B, back to back ADC trigger
IE1

CHAIN1 IE 2’b00: No interrupt when finished 2’b01: Finished Interrupt on Done0 2’b10: Finished Interrupt on Done1 2’b11: Finished Interrupt on Done2

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data